Integrated Circuit Layout and Method of Configuring the Same

ABSTRACT

An integrated circuit includes at least one first active region, at least one second active region adjacent to the first active region, and a plurality of third active regions. The first active region and the second active region are staggered. The third active regions are present adjacent to the first active region, wherein the third active regions are substantially aligned with each other.

PRIORITY CLAIM

This application is a continuation application of U.S. patent application Ser. No. 16/391,057, filed on Apr. 22, 2019, and entitled “Integrated Circuit Layout and Method of Configuring the Same,” which is a continuation application and claims priority to U.S. patent application Ser. No. 15/201,200, filed on Jul. 1, 2016, now U.S. Pat. No. 10,269,784 issued on Apr. 23, 2019, and entitled “Integrated Circuit Layout and Method of Configuring the Same,” which applications are incorporated herein by reference.

BACKGROUND

The semiconductor integrated circuit (IC) industry has experienced exponential growth. Technological advances in IC materials and design have produced generations of ICs where each generation has smaller and more complex circuits than the previous generation. Ser. No. 15/201,200

The smaller feature size is the use of multigate devices such as fin field effect transistor (FinFET) devices. FinFETs are so called because a gate is present on and around a “fin” that extends from the substrate. FinFET devices may allow for shrinking the gate width of device while providing a gate on the sides and/or top of the fin including the channel region.

BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIG. 1 is a schematic diagram of an inverter according some embodiments of the disclosure.

FIG. 2A is a top view of a cell layout according to some embodiments of the disclosure.

FIG. 2B is top view of an integrated circuit layout using the cell of FIG. 2A according to some embodiments of the disclosure.

FIG. 3 and FIG. 4 are top views of cell layouts according to some embodiments of the disclosure.

FIG. 5A is a top view of a cell layout according to some embodiments of the disclosure.

FIG. 5B is top view of an integrated circuit layout using the cell of FIG. 5A according to some embodiments of the disclosure.

FIG. 6 to FIG. 9 are top views of cell layouts according to different embodiments of the disclosure.

FIG. 10 to FIG. 13 are top views of integrated circuit layouts according to different embodiments of the disclosure.

FIG. 14A is a top view of a cell layout according to some embodiments of the disclosure.

FIG. 14B is top view of an integrated circuit layout using the cell of FIG. 14A according to some embodiments of the disclosure.

FIG. 15 and FIG. 16 are top views of cell layouts according to some embodiments of the disclosure.

FIG. 17A is a top view of a cell layout according to some embodiments of the disclosure.

FIG. 17B is top view of an integrated circuit layout using the cell of FIG. 17A according to some embodiments of the disclosure.

FIG. 18 and FIG. 19 are top views of cell layouts according to some embodiments of the disclosure.

FIG. 20 is a top view of an integrated circuit layout according some embodiments of the disclosure.

FIG. 21 is a flowchart of a method of configuring an integrated circuit layout according to some embodiments of the disclosure.

FIG. 22 is a processing system to generate one or more of the above described layout embodiments.

DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are present in direct contact, and may also include embodiments in which additional features may be present between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 250 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

Reference is made to FIG. 1, which is a schematic diagram of an inverter 100 according to some embodiments of the present disclosure. The inverter 100 includes a PMOS (P-channel metal oxide semiconductor) transistor 110 and an NMOS (N-channel metal oxide semiconductor) transistor 120. An input port 130 of the inverter 100 is electrically connected to gate terminals of the PMOS transistor 110 and the NMOS transistor 120. An output port 140 of the inverter 100 is electrically connected to drain terminals of the PMOS transistor 110 and the NMOS transistor 120.

When the input port 130 is set to “0” (for example, ground voltage), the PMOS transistor 110 is turned on, and the NMOS transistor 120 is turned off. In such a situation, current flows from VDD (voltage drain drain) through the PMOS transistor 110 to the output port 140. When the input port 130 is set to “1” (for example, operation voltage), the PMOS transistor 110 is turned off, and the NMOS transistor 120 is turned on. In such a situation, current flows from the output port 140 through the NMOS transistor 120 to VSS (voltage source source).

Reference is made to FIG. 2A, which is a top view of a cell layout according to some embodiments of the present disclosure. The cell 200 is present on a semiconductor substrate. The cell 200 has a cell boundary including a top edge 312, a bottom edge 314, and opposite side edges 316 and 318. A cell height is defined between the top edge 312 and the bottom edge 314. A cell width is defined between the opposite side edges 316 and 318.

The cell 200 includes a first transistor region 212 and a second transistor region 214, in which the second transistor region 214 is arranged vertically next to the first transistor region 212. A common boundary line 315 separates the first transistor region 212 and the second transistor region 214. The first transistor region 212 of the cell 200 can be arranged to form PMOS transistors and can be regarded as a PMOS region 212. The second transistor region 214 of the cell 200 can be arranged to form NMOS transistors and can be regarded as an NMOS region 214.

A plurality of P-type active regions 220 a-220 d are present in the PMOS region 212, and a plurality of N-type active regions 224 a-224 d are present in the NMOS region 214. In some embodiments, an active region, such as the P-type active regions 220 a-220 d and the N-type active regions 224 a-224 d, is also referred to herein as OD (oxide-dimensioned region). The P-type active regions 220 a-220 d are substantially perpendicular to the top edge 312. The P-type active regions 220 a-220 d are arranged substantially parallel to each other and are substantially equally spaced apart. The N-type active regions 224 a-224 d are substantially perpendicular to the bottom edge 314. The N-type active regions 224 a-224 d are arranged substantially parallel to each other and are substantially equally spaced apart. In some embodiments, the P-type active regions 220 a-220 d and the N-type active regions 224 a-224 d are fin shaped, and the P-type active regions 220 a-220 d and the N-type active regions 224 a-224 d are staggered in a one-by-one configuration, in which each of the active regions, such as the P-type active regions 220 a-220 d and the N-type active regions 224 a-224 d, is staggered with the active region or regions adjacent thereto.

Gate electrodes 230 a-230 d and dummy gate electrodes 240 a-240 c are present over the semiconductor substrate. In FIG. 2A, the gate electrodes 230 a-230 d and the dummy gate electrodes 240 a-240 c are substantially parallel to each other and are substantially parallel to the top edge 312 and the bottom edge 314. The gate electrodes 230 a-230 d and the dummy gate electrodes 240 a-240 c are formed of polysilicon or other conductive materials, such as metals, metal alloys and metal silicides. The dummy gate electrodes 240 a-240 c are arranged to not act as a gate to any transistor. In some embodiments, gate electrodes and dummy gate electrodes, such as the gate electrodes 230 a-230 d and the dummy gate electrodes 240 a-240 c, are also referred to herein as PO. In some embodiments, the dummy gate electrodes 240 a-240 c are also referred to herein as PODE (poly on OD edge). In some embodiments, the active regions 220 a-220 d and 224 a-224 d are fin type in shape and, together with the corresponding gate electrodes 230 a-230 d, form respective FinFET transistors.

The gate electrodes 230 a and 230 b are present in the PMOS region 212. The gate electrodes 230 c and 230 d are present in the NMOS region 214. The cell 200 further includes a plurality of cutting patterns 250 a-250 d, such as cut polysilicon (CPO) patterns, for respectively separating the gate electrodes 230 a-230 d. The cutting patterns 250 a-250 d respectively represent cut sections or patterning areas where the gate electrodes 230 a-230 d are removed.

The cutting pattern 250 a separates the gate electrode 230 a into two parts. One part of the gate electrode 230 a crosses the P-type active regions 220 a and 220 c and is partially present on an edge of the P-type active region 220 b, in which said part of the gate electrode 230 a is regarded as a dummy gate electrode to the P-type active region 220 b. The other part of the gate electrode 230 a is partially present on an edge of the P-type active region 220 d and is regarded as a dummy gate electrode to the P-type active region 220 d.

The cutting pattern 250 b separates the gate electrode 230 b into two parts. One part of the gate electrode 230 b crosses the P-type active regions 220 b and 220 d and is partially present on an edge of the P-type active region 220 c, in which said part of the gate electrode 230 b is regarded as a dummy gate electrode to the P-type active region 220 c. The other part of the gate electrode 230 b is partially present on an edge of the P-type active region 220 a and is regarded as a dummy gate electrode to the P-type active region 220 a.

The cutting pattern 250 c separates the gate electrode 230 c into two parts. One part of the gate electrode 230 c crosses the N-type active regions 224 a and 224 c and is partially present on an edge of the N-type active region 224 b, in which said part of the gate electrode 230 c is regarded as a dummy gate electrode to the N-type active region 224 b. The other part of the gate electrode 230 c is partially present on an edge of the N-type active region 224 d and is regarded as a dummy gate electrode to the N-type active region 224 d.

The cutting pattern 250 d separates the gate electrode 230 d into two parts. One part of the gate electrode 230 d crosses the N-type active regions 224 b and 224 d and is partially present on an edge of the N-type active region 224 c, in which said part of the gate electrode 230 d is regarded as a dummy gate electrode to the N-type active region 224 c. The other part of the gate electrode 230 d is partially present on an edge of the N-type active region 224 a and is regarded as a dummy gate electrode to the N-type active region 224 a.

In some embodiments, the dummy gate electrode 240 a is present on the top edge 312, the dummy gate electrode 240 b is present on the common boundary line 315, and the dummy gate electrode 240 c is present on the bottom edge 314. The gate electrodes 230 a and 230 b are present between the dummy gate electrodes 240 a and 240 b, in which the gate electrode 230 a is present between the dummy gate electrode 240 a and the gate electrode 230 b, and the gate electrode 230 b is present between the gate electrode 230 a and the dummy gate electrode 240 b. The gate electrodes 230 c and 230 d are present between the dummy gate electrodes 240 b and 240 c, in which the gate electrode 230 c is present between the dummy gate electrode 240 b and the gate electrode 230 d, and the gate electrode 230 d is present between the gate electrode 230 c and the dummy gate electrode 240 c.

In some embodiments, the P-type active regions 220 a-220 d are staggered in the PMOS region 212, and the N-type active regions 224 a-224 d are staggered in the NMOS region 214. As shown in FIG. 2A, the P-type active regions 220 a and 220 c are partially covered by the dummy gate electrode 240 a while being spaced from the dummy gate electrode 240 b. The P-type active regions 220 b and 220 d are partially covered by the dummy gate electrode 240 b while being spaced from the dummy gate electrode 240 a. The N-type active regions 224 a and 224 c are partially covered by the dummy gate electrode 240 b while being spaced from the dummy gate electrode 240 c. The N-type active regions 224 b and 224 d are partially covered by the dummy gate electrode 240 c while being spaced from the dummy gate electrode 240 b.

Reference is made to FIG. 2B, which is a top view of an integrated circuit layout using the cell 200 of FIG. 2A according to some embodiments of the present disclosure. In some embodiments, the cell 200 is arranged to form two inverters. One of the inverters includes the P-type active regions 220 a and 220 c, the N-type active regions 224 a and 224 c, and the gate electrodes 230 a and 230 c, and the other inverter includes the P-type active regions 220 b and 220 d, the N-type active regions 224 b and 224 d, and the gate electrodes 230 b and 230 d.

In some embodiments, the P-type active regions 220 a-220 d and the corresponding N-type active regions 224 a-224 d are respectively interconnected through conductive metal one lines 280 a and conductive via zeros 290 a. For example, the P-type active region 220 d is connected to the N-type active region 224 d through the conductive metal one line 280 a and the conductive via zeros 290 a. Output ports of the inverters are respectively on or electrically connected to the conductive metal one lines 280 a. For simplicity, only one conductive metal one line 280 a and two conductive via zeros 290 a are labelled.

A VDD power supply line 260 and a VSS ground line 270 are implemented, for example, in metal two lines. In a top-down sequence, the VDD power supply line 260 is connected through conductive via ones 292 a, conductive metal one lines 280 b, and conductive via zeros 290 b to each of source regions of the P-type active regions 220 a-220 d. For simplicity, only one conductive metal one line 280 b, one conductive via one 292 a, and one conductive via zero 290 b are labelled.

Similarly, the VSS ground line 270 is connected through conductive via ones 292 b, conductive metal one lines 280 c, and conductive via zeros 290 c to each of source regions of the N-type active regions 224 a-224 d. For simplicity, only one conductive metal one line 280 c, one conductive via one 292 b, and one conductive via zero 290 c are labelled.

Furthermore, the gate electrodes 230 a and 230 b in the PMOS region 212 are respectively connected to the gate electrodes 230 c and 230 d in the NMOS region 214 through conductive metal one lines 280 d and conductive via zeros 290 d. For example, the gate electrode 230 a is connected to the gate electrode 230 c through the conductive metal one line 280 d and the conductive via zeros 290 d. Input ports of the inverters are respectively on or electrically connected to the conductive metal one lines 280 d. For simplicity, only one conductive metal one line 280 d and two conductive via zeros 290 d are labelled.

FIG. 3 is a top view of a cell layout according to some embodiments of the present disclosure. The difference between FIG. 3 and FIG. 2A includes the arrangement of the P-type active regions 220 a-220 d, the N-type active regions 224 a-224 d, and the cutting patterns 250 a-250 d. Referring to FIG. 3, the P-type active regions 220 b and 220 d are partially covered by the dummy gate electrode 240 a while being spaced from the dummy gate electrode 240 b. The P-type active regions 220 a and 220 c are partially covered by the dummy gate electrode 240 b while being spaced from the dummy gate electrode 240 a. The N-type active regions 224 b and 224 d are partially covered by the dummy gate electrode 240 b while being spaced from the dummy gate electrode 240 c. The N-type active regions 224 a and 224 c are partially covered by the dummy gate electrode 240 c while being spaced from the dummy gate electrode 240 b. The positions of the cutting patterns 250 a-250 d may be adjusted accordingly. For example, the cutting pattern 250 a for separating the gate electrode 230 a is present between the P-type active regions 220 a and 220 b; the cutting pattern 250 b for separating the gate electrode 230 b is present between the P-type active regions 220 c and 220 d; the cutting pattern 250 c for separating the gate electrode 230 c is present between the N-type active regions 224 a and 224 b; and the cutting pattern 250 d for separating the gate electrode 230 d is present between the N-type active regions 224 c and 224 d.

Similarly, the interconnection among the P-type active regions 220 a-220 d, the N-type active regions 224 a-224 d, and the gate electrodes 230 a-230 d may be similar to that shown in FIG. 2B and therefore is not repeated here to avoid duplicity.

FIG. 4 is a top view of a cell layout according to some embodiments of the present disclosure. The difference between FIG. 4 and FIG. 2A includes the arrangement of the P-type active regions 220 a-220 d, the N-type active regions 224 a-224 d, the gate electrodes 230 a-230 d, and the cutting patterns 250 a-250 d. In FIG. 4, the edge of each of the P-type active regions 220 a and 220 c distal to the dummy gate electrode 240 a is not covered by the gate electrode 230 b; the edge of each of the P-type active regions 220 b and 220 d distal to the dummy gate electrode 240 b is not covered by the gate electrode 230 a; the edge of each of the N-type active regions 224 a and 224 c distal to the dummy gate electrode 240 b is not covered by the gate electrode 230 d; and the edge of each of the N-type active regions 224 b and 224 d distal to the dummy gate electrode 240 c is not covered by the gate electrode 230 c. That is, the cell layout of FIG. 4 represents a non-PODE configuration, in which each of the gate electrodes 230 a-230 d has no portion arranged to act as a PODE structure. In some embodiments, each or at least one of the cutting patterns 250 a-250 d in the non-PODE configuration may be substantially aligned with at least one of the active regions 220 a-220 d and 224 a-224 d. For example, the cutting pattern 250 a may be substantially aligned with the P-type active region 220 d; the cutting pattern 250 b may be substantially aligned with the P-type active region 220 a; the cutting pattern 250 c may be substantially aligned with the N-type active region 224 d; and the cutting pattern 250 d may be substantially aligned with the N-type active region 224 a. In some alternative embodiments, the cutting patterns 250 a-250 d in the non-PODE configuration may be similar to that shown in FIG. 2A as well, in which each or at least one of the cutting patterns 250 a-250 d is present between adjacent two of the active regions 220 a-220 d and 224 a-224 d.

The interconnection among the P-type active regions 220 a-220 d, the N-type active regions 224 a-224 d, and the gate electrodes 230 a-230 d may be similar to that shown in FIG. 2B and therefore is not repeated here to avoid duplicity.

FIG. 5A is a top view of a cell layout according to some embodiments of the present disclosure. Unlike the cells 200 having the active regions 220 a-220 d and 224 a-224 d staggered in the one-by-one configuration shown in FIGS. 2A, 3 and 4, the active regions 420 a-420 d and 424 a-424 d of the cell 400 are staggered in groups, in which the active regions 420 a-420 d and 424 a-424 d of each group are substantially aligned with each other, and the active regions 420 a-420 d and 424 a-424 d of adjacent groups are not aligned. Referring to FIG. 5A, the P-type active regions 420 a and 420 b are partially covered by the dummy gate electrode 440 a while being spaced from the dummy gate electrode 440 b. The P-type active regions 420 c and 420 d are partially covered by the dummy gate electrode 440 b while being spaced from the dummy gate electrode 440 a. The N-type active regions 424 a and 424 b are partially covered by the dummy gate electrode 440 b while being spaced from the dummy gate electrode 440 c. The N-type active regions 424 c and 424 d are partially covered by the dummy gate electrode 440 c while being spaced from the dummy gate electrode 440 b.

The gate electrode 430 a is separated by the cutting pattern 450 a into two parts. One part of the gate electrode 430 a crosses the P-type active regions 420 a and 420 b. The other part of the gate electrode 430 a is partially present on edges of the P-type active regions 420 c and 420 d and is regarded as a dummy gate electrode to the P-type active regions 420 c and 420 d. The gate electrode 430 b is separated by the cutting pattern 450 b into two parts. One part of the gate electrode 430 b crosses the P-type active regions 420 c and 420 d. The other part of the gate electrode 430 b is partially present on edges of the P-type active regions 420 a and 420 b and is regarded as a dummy gate electrode to the P-type active regions 420 a and 420 b. The gate electrode 430 c is separated by the cutting pattern 450 c into two parts. One part of the gate electrode 430 c crosses the N-type active regions 424 a and 424 b. The other part of the gate electrode 430 c is partially present on edges of the N-type active regions 424 c and 424 d and is regarded as a dummy gate electrode to the N-type active regions 424 c and 424 d. The gate electrode 430 d is separated by the cutting pattern 450 d into two parts. One part of the gate electrode 430 d crosses the N-type active regions 424 c and 424 d. The other part of the gate electrode 430 d is partially present on edges of the N-type active regions 424 a and 424 b and is regarded as a dummy gate electrode to the N-type active regions 424 a and 424 b.

Reference is made to FIG. 5B, which is a top view of an integrated circuit layout using the cell 400 of FIG. 5A according to some embodiments of the present disclosure. In some embodiments, the cell 400 is arranged to form two inverters. One of the inverters includes the P-type active regions 420 a and 420 b, the N-type active regions 424 a and 424 b, and the gate electrodes 430 a and 430 c, and the other inverter includes the P-type active regions 420 c and 420 d, the N-type active regions 424 c and 424 d, and the gate electrodes 430 b and 430 d.

In some embodiments, the P-type active regions 420 a-420 d and the corresponding N-type active regions 424 a-424 d are respectively interconnected through conductive metal one lines 480 a and conductive via zeros 490 a. For example, the P-type active region 420 a is connected to the N-type active region 424 a through the conductive metal one line 480 a and the conductive via zeros 490 a. Output ports of the inverters are respectively on or electrically connected to the conductive metal one lines 480 a. For simplicity, only one conductive metal one line 480 a and two conductive via zeros 490 a are labelled.

A VDD power supply line 460 and a VSS ground line 470 are implemented, for example, in metal two lines. In a top-down sequence, the VDD power supply line 460 is connected through conductive via ones 492 a, conductive metal one lines 480 b, and conductive via zeros 490 b to each of source regions of the P-type active regions 420 a-420 d. For simplicity, only one conductive metal one line 480 b, one conductive via one 492 a, and one conductive via zero 490 b are labelled.

The VSS ground line 470 is connected through conductive via ones 492 b, conductive metal one lines 480 c, and conductive via zeros 490 c to each of source regions of the N-type active regions 424 a-424 d. For simplicity, only one conductive metal one line 480 c, one conductive via one 492 b, and one conductive via zero 490 c are labelled.

Furthermore, the gate electrodes 430 a and 430 b are respectively connected to the gate electrodes 430 c and 430 d through conductive metal one lines 480 d and conductive via zeros 490 d. For example, the gate electrode 430 a is connected to the gate electrode 430 c through the conductive metal one line 480 d and the conductive via zeros 490 d. Input ports of the inverters are respectively on or electrically connected to the conductive metal one lines 480 d. For simplicity, only one conductive metal one line 480 d and two conductive via zeros 490 d are labelled.

FIG. 6 is a top view of a cell layout according to some embodiments of the present disclosure. The difference between FIG. 6 and FIG. 5A includes the arrangement of the P-type active regions 420 a-420 d and the N-type active regions 424 a-424 d. The P-type active regions 420 a and 420 b are partially covered by the dummy gate electrode 440 b while being spaced from the dummy gate electrode 440 a. The P-type active regions 420 c and 420 d are partially covered by the dummy gate electrode 440 a while being spaced from the dummy gate electrode 440 b. The N-type active regions 424 a and 424 b are partially covered by the dummy gate electrode 440 c while being spaced from the dummy gate electrode 440 b. The N-type active regions 424 c and 424 d are partially covered by the dummy gate electrode 440 b while being spaced from the dummy gate electrode 440 c.

Similarly, the interconnection among the P-type active regions 420 a-420 d, the N-type active regions 424 a-424 d, and the gate electrodes 430 a-430 d may be similar to that shown in FIG. 5B and therefore is not repeated here to avoid duplicity.

FIG. 7 is a top view of a cell layout according to some embodiments of the present disclosure. The difference between FIG. 7 and FIG. 5A includes the arrangement of the P-type active regions 420 a-420 d, the N-type active regions 424 a-424 d, the gate electrodes 430 a-430 d, and the cutting patterns 450 a-450 d. In FIG. 7, the edge of each of the P-type active regions 420 a and 420 b distal to the dummy gate electrode 440 a is not covered by the gate electrode 430 b; the edge of each of the P-type active regions 420 c and 420 d distal to the dummy gate electrode 440 b is not covered by the gate electrode 430 a; the edge of each of the N-type active regions 424 a and 424 b distal to the dummy gate electrode 440 b is not covered by the gate electrode 430 d; and the edge of each of the N-type active regions 424 c and 424 d distal to the dummy gate electrode 440 c is not covered by the gate electrode 430 c. That is, the cell layout of FIG. 7 represents a non-PODE configuration, in which each of the gate electrodes 430 a-430 d has no portion arranged to act as a PODE structure. In some embodiments, each or at least one of the cutting patterns 450 a-450 d in the non-PODE configuration may be substantially aligned with at least one of the active regions 420 a-420 d and 424 a-424 d. For example, the cutting pattern 450 a may be substantially aligned with the P-type active region 420 c; the cutting pattern 450 b may be substantially aligned with the P-type active region 420 b; the cutting pattern 450 c may be substantially aligned with the N-type active region 424 c; and the cutting pattern 450 d may be substantially aligned with the N-type active region 424 b. In some alternative embodiments, the cutting patterns 450 a-450 d in the non-PODE configuration may be similar to that shown in FIG. 5A as well, in which each or at least one of the cutting patterns 450 a-450 d is present between adjacent two of the active regions 420 a-420 d and 424 a-424 d.

The interconnection among the P-type active regions 420 a-420 d, the N-type active regions 424 a-424 d, and the gate electrodes 430 a-430 d may be similar to that shown in FIG. 5B and therefore is not repeated here to avoid duplicity.

In some embodiments, as shown in FIG. 8, the cell 400 has eight P-type active regions 420 and eight N-type active regions 424. The P-type active regions 420 are divided into two groups 420L and 420R. The P-type active regions 420 in the same group 420L or 420R are substantially aligned with each other, while the groups 420L and 420R are staggered. The P-type active regions 420 in the group 420L are closer to the top edge 312, and the P-type active regions 420 in the group 420R are closer to the common boundary line 315. Similarly, the N-type active regions 424 are divided into two groups 424L and 424R as well. The N-type active regions 424 in the same group 424L or 424R are substantially aligned with each other, while the groups 424L and 424R are staggered. The N-type active regions 424 in the group 424L are closer to the common boundary line 315, and the N-type active regions 424 in the group 420R are closer to the bottom edge 314.

In some embodiments, as shown in FIG. 8, each of the cutting patterns 450 a-450 d may be present between adjacent two of the active regions 420 and 424. On the other hand, in a non-PODE configuration, in which each of the gate electrodes 430 a-430 d has no portion arranged to act as a PODE structure, as shown in FIG. 9, each of the cutting patterns 450 a-450 d may be substantially aligned with at least one of the active regions 420 and 424. In some alternative embodiments, the cutting patterns 450 a-450 d in the non-PODE configuration may be similar to that shown in FIG. 8 as well, in which each or at least one of the cutting patterns 450 a-450 d are present between adjacent two of the active regions 420 and 424.

The interconnection among the P-type active regions 420, the N-type active regions 424, and the gate electrodes 430 a-430 d may be similar to that shown in FIG. 5B and therefore is not repeated here to avoid duplicity.

Reference is made to FIG. 10, which is a top view of an integrated circuit layout according to some embodiments of the present disclosure. The layout 600 includes at least one first cell 610 and at least one second cell 620. The first cell 610 is a cell having active regions staggered in a one-by-one configuration, such as but not limited to the cells 200 shown in FIGS. 2A, 3 and 4. The second cell 620 is a cell having active regions staggered in groups, such as but not limited to the cells 400 shown in FIGS. 5A, and 6-9.

The cell heights of the first cell 610 and the second cell 620 are substantially the same, which enables the first cell 610 and the second cell 620 to be placed in a row. The first cell 610 has high device density since the devices of the first cell 610 can be more staggered, and the first cell 610 can be small in size. On the other hand, the devices of the second cell 620 can be used to build a complicated circuit. Furthermore, the devices of the second cell 620 have less or no PODE structure on their gate electrodes, and thus the devices of the second cell 620 will have high device performance and low power consumption. For example, as shown in FIG. 6, a part of the gate electrode 430 a that crosses the P-type active regions 420 c and 420 d has no portion arranged to act as a PODE structure, and thus the device performance and the power consumption of the FinFET formed by the P-type active regions 420 c and 420 d and the gate electrode 430 a will not be affected by the PODE structure. As shown in FIG. 10, by abutting the first cell 610 and the second cell 620 in the row, the designer will have the freedom to design the arrangement of devices.

In some embodiments, at least one of gate electrodes 616 a-616 d of the first cell 610 and at least one of gate electrodes 626 a-626 d of the second cell 620 are physically connected to each other. As shown in FIG. 10, the gate electrode 616 a of the first cell 610 is physically connected to the gate electrode 626 a of the second cell 620; the gate electrode 616 b of the first cell 610 is physically connected to the gate electrode 626 b of the second cell 620; the gate electrode 616 c of the first cell 610 is physically connected to the gate electrode 626 c of the second cell 620; and the gate electrode 616 d of the first cell 610 is physically connected to the gate electrode 626 d of the second cell 620.

Furthermore, dummy gate electrodes 614 a-614 c of the first cell 610 and dummy gate electrodes 624 a-624 c of the second cell 620 extend substantially along a longitudinal direction of the row. When the first cell 610 and the second cell 620 are abutted in the row, the dummy gate electrodes 614 a-614 c of the first cell 610 and the dummy gate electrodes 624 a-624 c of the second cell 620 at the same horizontal level are physically connected to each other. For example, the dummy gate electrode 614 a of the first cell 610 and the dummy gate electrode 624 a of the second cell 620 are physically connected to each other; the dummy gate electrode 614 b of the first cell 610 and the dummy gate electrode 624 b of the second cell 620 are physically connected to each other; and the dummy gate electrode 614 c of the first cell 610 and the dummy gate electrode 624 c of the second cell 620 are physically connected to each other.

Since the dummy gate electrodes 614 a-614 c of the first cell 610 and the dummy gate electrodes 624 a-624 c of the second cell 620 are conductive, the continuous dummy gate electrodes 614 a-614 c and 624 a-624 c can be utilized for interconnecting the first cell 610 and the second cell 620. That is, some signals may travel through the dummy gate electrodes 614 a-614 c and 624 a-624 c rather than through a metal one line or a metal two line. Therefore, an amount of metal one lines and/or metal two lines for interconnecting the first cell 610 and the second cell 620 can be reduced.

FIG. 11 to FIG. 13 are top views of integrated circuit layouts according to some embodiments of the present disclosure. The numbers, arrangement, and types of the first cell 610 and the second cell 620 may vary according to circuit design. As shown in FIG. 11, a first cell 610 is sandwiched between two second cells 620, and the second cells 620 are different from each other. As shown in FIG. 12, the first cells 610 and the second cells 620 are alternatingly arranged. As shown in FIG. 13, a second cell 620 is sandwiched between two first cells 610.

In some embodiments, the P-type active regions and the N-type active regions may be horizontally arranged in the cell. Reference is made to FIG. 14A. The cell 700 includes a plurality of P-type active regions 710 a and 710 b, a plurality of N-type active regions 720 a and 720 b, a plurality of gate electrodes 730 a and 730 b, and a plurality of dummy gate electrodes 740 a and 740 b.

The dummy gate electrodes 740 a and 740 b are respectively present on the top edge and the bottom edge of the cell 700. The gate electrodes 730 a and 730 b are present between the dummy gate electrodes 740 a and 740 b.

In some embodiments, the P-type active regions 710 a and 710 b and the N-type active regions 720 a and 720 b are staggered in the cell 700. For example, the P-type active region 710 a and the N-type active region 720 a are partially covered by the dummy gate electrode 740 a while being spaced from the dummy gate electrode 740 b. The P-type active region 710 b and the N-type active region 720 b are partially covered by the dummy gate electrode 740 b while being spaced from the dummy gate electrode 740 a. The P-type active region 710 b is present between the P-type active region 710 a and the N-type active region 720 a, and the N-type active region 720 a is present between the P-type active regions 710 b and the N-type active region 720 b.

The cell 700 further includes a plurality of cutting patterns 750 a and 750 b respectively for separating the gate electrodes 730 a and 730 b. In some embodiments, the gate electrode 730 a is separated by the cutting pattern 750 a into two parts. One part of the gate electrode 730 a crosses the P-type active region 710 a and the N-type active region 720 a and is partially present on an edge of the P-type active region 710 b, in which said part of the gate electrode 730 a is regarded as a dummy gate electrode to the P-type active region 710 b. The other part of the gate electrode 730 a is partially present on an edge of the N-type active region 720 b and is regarded as a dummy gate electrode to the N-type active region 720 b. The gate electrode 730 b is separated by the cutting pattern 750 b into two parts. One part of the gate electrode 730 b crosses the P-type active region 710 b and the N-type active region 720 b and is partially present on an edge of the N-type active region 720 a, in which said part of the gate electrode 730 b is regarded as a dummy gate electrode to the N-type active region 720 a. The other part of the gate electrode 730 b is partially present on an edge of the P-type active region 710 a and is regarded as a dummy gate electrode to the P-type active region 710 a.

Reference is made to FIG. 14B, which is a top view of an integrated circuit layout using the cell 700 of FIG. 14A according to some embodiments of the present disclosure. In some embodiments, the cell 700 is arranged to form two inverters. One of the inverters includes the P-type active region 710 a, the N-type active region 720 a, and the gate electrode 730 a, and the other inverter includes the P-type active region 710 b, the N-type active region 720 b, and the gate electrode 730 b.

A VDD power supply line 760 and a VSS ground line 770 are implemented, for example, in metal one lines. The VDD power supply line 760 is connected through conductive via zeros 790 a to each of source regions of the P-type active regions 710 a and 710 b. Similarly, the VSS ground line 770 is connected through conductive via zeros 790 b to each of source regions of the N-type active regions 720 a and 720 b.

In some embodiments, drain regions of the P-type active region 710 a and the N-type active region 720 a are interconnected through a local conductive metal segment 780 c. Similarly, drain regions of the P-type active regions 710 b and the N-type active region 720 b are interconnected through a local conductive metal segment 780 d. Output ports of the inverters are respectively on or electrically connected to the local conductive metal segments 780 c and 780 d. Input ports of the inverters are respectively on or electrically connected to a part of the gate electrode 730 a that crosses the P-type active region 710 a and the N-type active region 720 a and a part of the gate electrode 730 b that crosses the P-type active region 710 b and the N-type active region 720 b.

FIG. 15 is a top view of a cell layout according to some embodiments of the present disclosure. The difference between FIG. 15 and FIG. 14A includes the arrangement of the P-type active regions 710 a and 710 b, the N-type active regions 720 a and 720 b, and the cutting patterns 750 a and 750 b. Referring to FIG. 15, the P-type active region 710 a and the N-type active region 720 a are partially covered by the dummy gate electrode 740 b while being spaced from the dummy gate electrode 740 a. The P-type active region 710 b and the N-type active region 720 b are partially covered by the dummy gate electrode 740 a while being spaced from the dummy gate electrode 740 b. The cutting pattern 750 a for separating the gate electrode 730 a is present between the P-type active regions 710 a and 710 b. The cutting pattern 750 b for separating the gate electrode 730 b is present between the N-type active regions 720 a and 720 b.

The interconnection among the P-type active regions 710 a and 710 b, the N-type active regions 720 a and 720 b, and the gate electrodes 730 a and 730 b may be similar to that shown in FIG. 14B and therefore is not repeated here to avoid duplicity.

FIG. 16 is a top view of a cell layout according to some embodiments of the present disclosure. The difference between FIG. 16 and FIG. 14A includes the arrangement of the P-type active regions 710 a and 710 b, the N-type active regions 720 a and 720 b, the gate electrodes 730 a-730 b and the cutting patterns 750 a and 750 d. Referring to FIG. 16, the edge of each of the P-type active region 710 a and the N-type active region 720 a distal to the dummy gate electrode 740 a is not covered by the gate electrode 730 b, and the edge of each of the P-type active region 710 b and the N-type active region 720 b distal to the dummy gate electrode 740 b is not covered by the gate electrode 730 a. That is, the cell layout of FIG. 16 represents a non-PODE configuration, in which each of the gate electrodes 730 a and 730 b has no portion arranged to act as a PODE structure. In some embodiments, each or at least one of the cutting patterns 750 a and 750 b in the non-PODE configuration may be substantially aligned with at least one of the active regions 710 a-710 b and 720 a-720 b. For example, the cutting pattern 750 a may be substantially aligned with the N-type active region 720 b, and the cutting pattern 750 b may be substantially aligned with the P-type active region 710 a. In some alternative embodiments, the cutting patterns 750 a and 750 b in the non-PODE configuration may be similar to that shown in FIG. 14A as well, in which each or at least one of the cutting patterns 750 a and 750 b is present between adjacent two of the active regions 710 a-710 b and 720 a-720 b.

The interconnection among the P-type active regions 710 a and 710 b, the N-type active regions 720 a and 720 b, and the gate electrodes 730 a and 730 b may be similar to that shown in FIG. 14B and therefore is not repeated here to avoid duplicity.

Reference is made to FIG. 17A. Unlike the cells 700 having the active regions 710 a-710 b and 720 a-720 b staggered in the one-by-one configuration shown in FIGS. 14A, 15 and 16, the active regions 810 a-810 b and 820 a-820 b of the cell 800 are staggered in groups, in which the active regions 810 a-810 b and 820 a-820 b of each group are substantially aligned with each other, and the active regions 810 a-810 b and 820 a-820 b of adjacent groups are not aligned. Referring to FIG. 17A, the P-type active region 810 a and the N-type active region 820 a are partially covered by the dummy gate electrode 840 a while being spaced from the dummy gate electrode 840 b. The P-type active region 810 b and the N-type active region 820 b are partially covered by the dummy gate electrode 840 b while being spaced from the dummy gate electrode 840 a.

The gate electrode 830 a is separated by the cutting pattern 850 a into two parts. One part of the gate electrode 830 a crosses the P-type active region 810 a and the N-type active region 820 a. The other part of the gate electrode 830 a is partially present on edges of the P-type active region 810 b and the N-type active region 820 b and is regarded as a dummy gate electrode to the P-type active region 810 b and the N-type active region 820 b. The gate electrode 830 b is separated by the cutting pattern 850 b into two parts. One part of the gate electrode 830 b crosses the P-type active region 810 b and the N-type active region 820 b. The other part of the gate electrode 830 b is partially present on edges of the P-type active region 810 a and the N-type active region 820 a and is regarded as a dummy gate electrode to the P-type active region 810 a and the N-type active region 820 a.

Reference is made to FIG. 17B, which is a top view of an integrated circuit layout using the cell 800 of FIG. 17A according to some embodiments of the present disclosure. In some embodiments, the cell 800 is arranged to form two inverters. One of the inverters includes the P-type active region 810 a, the N-type active region 820 a, and the gate electrode 830 a, and the other inverter includes the P-type active region 810 b, the N-type active region 820 b, and the gate electrode 830 b.

A VDD power supply line 860 and a VSS ground line 870 are implemented, for example, in metal one lines. The VDD power supply line 860 is connected through conductive via zeros 890 a to each of source regions of the P-type active regions 810 a and 810 b. Similarly, the VSS ground line 870 is connected through conductive via zeros 890 b to each of source regions of the N-type active regions 820 a and 820 b.

In some embodiments, drain regions of the P-type active region 810 a and the N-type active region 820 a are interconnected through a local conductive metal segment 880 c. Similarly, drain regions of the P-type active region 810 b and the N-type active region 820 b are interconnected through a local conductive metal segment 880 d. Output ports of the inverters are respectively on or electrically connected to the local conductive metal segments 880 c and 880 d. Input ports of the inverters are respectively on or electrically connected to a part of the gate electrode 830 a that crosses the P-type active region 810 a and the N-type active region 820 a and a part of the gate electrode 830 b that crosses the P-type active region 810 b and the N-type active region 820 b.

FIG. 18 is a top view of a cell layout according to some embodiments of the present disclosure. The difference between FIG. 18 and FIG. 17A includes the arrangement of the P-type active regions 810 a and 810 b and the N-type active regions 820 a and 820 b. Referring to FIG. 18, the P-type active region 810 a and the N-type active region 820 a are partially covered by the dummy gate electrode 840 b while being spaced from the dummy gate electrode 840 a. The P-type active region 810 b and the N-type active region 820 b are partially covered by the dummy gate electrode 840 a while being spaced from the dummy gate electrode 840 b.

Similarly, the interconnection among the P-type active regions 810 a and 810 b, the N-type active regions 820 a and 820 b, and the gate electrodes 830 a and 830 b may be similar to that shown in FIG. 17B and therefore is not repeated here to avoid duplicity.

FIG. 19 is a top view of a cell layout according to some embodiments of the present disclosure. The difference between FIG. 19 and FIG. 17A includes the arrangement of the P-type active regions 810 a and 810 b, the N-type active regions 820 a and 820 b, the gate electrodes 830 a and 830 b and the cutting patterns 850 a and 850 b. Referring to FIG. 19, the edge of each of the P-type active region 810 a and the N-type active region 820 a distal to the dummy gate electrode 840 a is not covered by the gate electrode 830 b, and the edge of each of the P-type active region 810 b and the N-type active region 820 b distal to the dummy gate electrode 840 b is not covered by the gate electrode 830 a. That is, the cell layout of FIG. 19 represents a non-PODE configuration, in which each of the gate electrodes 830 a and 830 b has no portion arranged to act as a PODE structure. In some embodiments, each or at least one of the cutting patterns 850 a and 850 b in the non-PODE configuration may be substantially aligned with at least one of the active regions 810 a-810 b and 820 a-820 b. For example, the cutting pattern 850 a may be substantially aligned with the P-type active region 810 b, and the cutting pattern 850 b may be substantially aligned with the N-type active region 820 a. In some alternative embodiments, the cutting patterns 850 a and 850 b in the non-PODE configuration may be similar to that shown in FIG. 17A as well, in which each or at least one of the cutting patterns 850 a and 850 b is present between adjacent two of the active regions 810 a-810 b and 820 a-820 b.

The interconnection among the P-type active regions 810 a and 810 b, the N-type active regions 820 a and 820 b, and the gate electrodes 830 a and 830 b may be similar to that shown in FIG. 17B and therefore is not repeated here to avoid duplicity.

Reference is made to FIG. 20. The cell 700 and the cell 800 can be abutted in a row, in which the cell 700 is a cell having active regions staggered in a one-by-one configuration, such as but not limited to the cells 700 shown in FIGS. 14A, 15 and 16, and the cell 800 is a cell having active regions staggered in groups, such as but not limited to the cells 400 shown in FIGS. 17A, 18, and 19.

The cell heights of the cell 700 and the cell 800 are substantially the same, which enables the cell 700 and the cell 800 to be placed in a row. The cell 700 has high device density since the devices of the cell 700 can be more staggered, and the cell 700 can be small in size. On the other hand, the devices of the cell 800 can be used to build a complicated circuit and will have high device performance and low power consumption since the devices of the cell 800 have less or no PODE structure on their gate electrodes. As shown in FIG. 20, by abutting the cell 700 and the cell 800 in the row, the designer will have the freedom to design the arrangement of devices. Furthermore, at least one of the dummy gate electrodes of the cell 700 and at least one of the dummy gate electrodes of the cell 800 are physically connected, thus the conductive and continuous dummy gate electrodes can be utilized for interconnecting the cell 700 and the cell 800.

Reference is made to FIG. 21, which is a flowchart of a method of configuring an integrated circuit layout according to some embodiments of the present disclosure. In the design of an integrated circuit, various cells having predetermined functions are used, and the layouts of cells are stored in, for example, at least one cell library. The method begins at operation 910, in which at least one first cell having active regions staggered in a one-by-one configuration, such as but not limited to the cells shown in FIGS. 2A, 3, 4, 14A, 15 and 16, and at least one second cell having active regions staggered in groups, such as but not limited to the cells shown in FIGS. 5A, 6-9, 17A, 18, and 19, are obtained from the cell library. The method goes to operation 920, in which the first cell and the second cell are placed into one or more desired locations on an integrated circuit layout and are abutted in at least one row.

FIG. 22 illustrates a processing system 1000 wherein the above described method may be implemented in order to generate one or more of the above described layout embodiments. The processing system 1000 includes a processor 1002, which may include a central processing unit, an input/output circuitry, a signal processing circuitry, and a volatile and/or a non-volatile memory. The processor 1002 receives input, such as user input, from an input device 1004. The input device 1004 may include one or more of a keyboard, a mouse, a tablet, a contact sensitive surface, a stylus, a microphone, and the like. The processor 1002 may also receive input, such as standard cell layouts, cell libraries, models, and the like, from a non-transitory machine readable storage medium 1008. The non-transitory machine readable storage medium 1008 may be located locally to the processor 1002, or may be remote from the processor 1002, in which communications between the processor 1002 and the non-transitory machine readable storage medium 1008 occur over a network, such as a telephone network, the Internet, a local area network, a wide area network, or the like. The non-transitory machine readable storage medium 1008 may include one or more of a hard disk, magnetic storage, optical storage, non-volatile memory storage, and the like. Included in the non-transitory machine readable storage medium 1008 may be database software for organizing data and instructions stored on the non-transitory machine readable storage medium 1008. The processing system 1000 may include an output device 1006, such as one or more of a display device, speaker, and the like, for outputting information to a user. As described above, the processor 1002 generates a layout for an integrated circuit. The layout may be stored in the non-transitory machine readable storage medium 1008. One or more integrated circuit manufacturing machines, such as a photomask generator 1010, may communicate with the non-transitory machine readable storage medium 1008, either locally or over a network, either directly or via an intermediate processor, such as the processor 1002. In some embodiments, the photomask generator 1010 generates one or more photomasks to be used in the manufacture of an integrated circuit, in conformance with a layout stored in the non-transitory machine readable storage medium 1008.

By abutting a first cell having active regions staggered in a one-by-one configuration and a second cell having active regions staggered in groups in a row, the designer will have the freedom to dispose different devices adjacent to each other. Therefore, the devices with various sizes, performances, channel widths, or the like may be put together to build an integrated circuit.

According to some embodiments of the disclosure, an integrated circuit includes at least one first active region, at least one second active region adjacent to the first active region, and a plurality of third active regions. The first active region and the second active region are staggered. The third active regions are present adjacent to the first active region, wherein the third active regions are substantially aligned with each other.

According to some embodiments of the disclosure, an integrated circuit includes a first cell and a second cell. The first cell includes a first active region, a first gate electrode crossing the first active region, a second active region adjacent to the first active region, and a second gate electrode crossing the second active region. The second cell includes a plurality of third active regions adjacent to each other, and a third gate electrode crossing the third active regions, in which the first cell and the second cell abut each other.

According to some embodiments of the disclosure, a method of configuring an integrated circuit layout using a processor includes using the processor to generate a first cell and a second cell, in which the first cell includes at least one first active region and at least one second active region arranged therein, and the second cell includes a plurality of third active regions substantially aligned with each other. The first active region and the second active region are adjacent to each other but are not aligned. The processor abuts the first cell and the second cell on the integrated circuit layout. A set of instructions are generated for manufacturing an integrated circuit based upon the integrated circuit layout, and the set of instructions are stored in an non-transitory machine readable storage medium.

One general aspect of embodiments described herein includes an integrated circuit, including a first cell, and a second cell adjacent said first cell, where said second cell has a different number of active areas relative said first cell. The first cell has at least one first active area and at least one second active area, the at least one first active area and the at least one second active area being staggered relative to one another. The second cell has at least one third active area and at least one fourth active area, the at least one third active area and the at least one fourth active area being staggered relative to one another.

Another general aspect of embodiments described herein includes an integrated circuit including a first plurality of p-type active regions, the first plurality of p-type active region all having a major axis extending in a first direction, being of same length in the first direction, and being adjacent one another, and a second plurality of p-type active regions, the second plurality of p-type active region all having a major axis extending in the first direction, being of same length in the first direction, and being adjacent one another. The integrated circuit further includes a first gate electrode having a major axis extending in a second direction orthogonal to the first direction, the first gate electrode extending across respective mid-portions of the first plurality of p-type active regions, a second gate electrode aligned with the first gate electrode in the second direction, the second gate electrode extending across respective end-portions of the second plurality of p-type active regions. The integrated circuit further includes a third gate electrode having a major axis extending in the second direction, the third gate electrode extending across respective end-portions of the first plurality of p-type active regions, and a fourth gate electrode aligned with the third gate electrode in the second direction, the fourth gate electrode extending across respective mid-portions of the second plurality of p-type active regions. The integrated circuit further includes a first plurality of n-type active regions, the first plurality of n-type active regions being aligned with the first plurality of p-type active regions in the first direction, a second plurality of n-type active regions, the second plurality of n-type active regions being aligned with the second plurality of p-type active regions in the first direction. The integrated circuit further includes a fifth gate electrode having a major axis extending in the second direction, the fifth gate electrode extending across respective mid-portions of the first plurality of n-type active regions, and a sixth gate electrode aligned with the fifth gate electrode in the second direction, the sixth gate electrode extending across respective end-portions of the second plurality of n-type active regions, and a seventh gate electrode having a major axis extending in the second direction, the seventh gate electrode extending across respective end-portions of the first plurality of n-type active regions, and an eighth gate electrode aligned with the seventh gate electrode in the second direction, the eighth gate electrode extending across respective mid-portions of the second plurality of n-type active regions.

Yet another general aspect of embodiments described herein includes an integrated circuit including a first active region having a major axis extending in a first direction, the first active region having a first end and a second end, and a second active region adjacent to the first active region, the second active region having a major axis extending in the first direction and having a third end and a fourth end, where the first end of the first active region extends further in the first direction than the third end of the second active region and further where the fourth end of the second active region extends further in the first direction than the second end of the first active region. The integrated circuit further includes a first gate electrode layer having a major axis extending in a second direction different than the first direction and including a gap separating the first gate electrode layer into a first gate electrode extending over a mid-portion of the first active region and a second gate electrode extending over the third end of the second active region, and a second gate electrode layer having a major axis extending in the second direction and offset from the first gate electrode in the first direction, the second gate electrode layer including a second gap separating the second gate electrode layer into a third electrode extending over a mid-portion of the second active region and a fourth gate electrode extending over the second end of the first active region. The integrated circuit further includes at least one third active region adjacent to and substantially aligned with the first active region.

Features of embodiments disclosed herein include an integrated circuit including at least one first active area extending in a first direction. The integrated circuit also includes at least one second active area adjacent to the first active area, the at least one first active area and the at least one second active area being staggered relative to one another such that a first line in a second direction, orthogonal to the first direction, intersects both one first active area and one second active area and a second line in the second direction intersects one of but not both the one first active area and the one second active area. The integrated circuit also includes a gate electrode layer, the gate electrode layer having a first portion across the at least one first active area and a second portion extending in the second direction across the at least one second active area, the first and second portions being separated and physically spaced apart from one another. The integrated circuit also includes and a plurality of third active areas adjacent to the first active area.

Additional features of embodiments disclosed herein include an integrated circuit having a plurality of first cells. The integrated circuit also includes a plurality of second cells, where one second cell is between each first cell of the plurality of first cells, and further where the respective second cells have different circuits compared to respective first cells. The integrated circuit also includes each first cell having at least one first active area and at least one second active area, the at least one first active area and the at least one second active area being offset in a first direction relative to one another. The integrated circuit also includes and each second cell having at least one third active area and at least one fourth active area, the at least one third active area and the at least one fourth active area being offset in the first direction relative to one another.

Other features of embodiments disclosed herein include an integrated circuit having two first cells, each first cell having active areas extending in a first longitudinal direction. The integrated circuit also includes a second cell between the first two cells, where said second cell has a different pattern of active areas relative said first cell. The integrated circuit also includes said first cell having at least one first active area and at least one second active area, the at least one first active area and the at least one second active area being staggered relative to one another. The integrated circuit also includes and said second cell having at least one third active area and at least one fourth active area, the at least one third active area and the at least one fourth active area being staggered relative to one another.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure. 

What is claimed is:
 1. An integrated circuit comprising: at least one first active area extending in a first direction; at least one second active area adjacent to the first active area, the at least one first active area and the at least one second active area being staggered relative to one another such that a first line in a second direction, orthogonal to the first direction, intersects both one first active area and one second active area and a second line in the second direction intersects one of but not both the one first active area and the one second active area; a gate electrode layer, the gate electrode layer having a first portion across the at least one first active area and a second portion extending in the second direction across the at least one second active area, the first and second portions being separated and physically spaced apart from one another; and a plurality of third active areas adjacent to the first active area.
 2. The integrated circuit of claim 1, further comprising a dummy gate electrode extending along a border of the at least one first active area and along a border of the plurality of third active areas.
 3. The integrated circuit of claim 1, wherein the at least one first active area and the at least one second active area are fin shaped.
 4. The integrated circuit of claim 1, wherein at least one first active area, the at least one second active area, and the plurality of third active areas have respective longitudinal axes that all run in a same direction.
 5. The integrated circuit of claim 1, wherein the at least one first active area and the at least one second active area are both doped with n-type dopants.
 6. The integrated circuit of claim 1, wherein a third line in the second direction intersects one of but not both the one first active area and the one second active area, wherein the first line is between the third line and the second line.
 7. The integrated circuit of claim 1, further comprising: at least one fourth active area extending in the first direction and spaced in the first direction from the at least one first active area; at least one fifth active area adjacent to the fourth active area, the at least one fourth active area and the at least one fifth active area being staggered relative to one another such that a fourth line in the second direction intersects both one fourth active area and one fifth active area and a fifth line in the second direction intersects one of but not both the one fourth active area and the one fifth active area; a second gate electrode layer, the second gate electrode layer having a third portion across the at least one fourth active area and a fourth portion extending in the second direction across the at least one fifth active area, the third and fourth portions being separated and physically spaced apart from one another; and a plurality of sixth active areas adjacent to the first active area.
 8. The integrated circuit of claim 7, wherein the at least one fourth active area is parallel with and aligned with in the first direction the at least one first active area.
 9. The integrated circuit of claim 7, wherein the at least one first active area, the at least one second active area, and the plurality of third active areas are all of a first conductivity type, and the at least one fourth active area, the at least one fifth active area, and the plurality of sixth active areas are all of a second conductivity type, the second conductivity type being opposite to the first conductivity type.
 10. An integrated circuit, comprising: a plurality of first cells; a plurality of second cells, wherein one second cell is between each first cell of the plurality of first cells, and further wherein the respective second cells have different circuits compared to respective first cells; each first cell having at least one first active area and at least one second active area, the at least one first active area and the at least one second active area being offset in a first direction relative to one another; and each second cell having at least one third active area and at least one fourth active area, the at least one third active area and the at least one fourth active area being offset in the first direction relative to one another.
 11. The integrated circuit of claim 10, wherein the first active area and the third active area are aligned in the first direction relative to one another.
 12. The integrated circuit of claim 10, wherein the first active area, the second active area, the third active area, and the fourth active area are all of the same conductivity type.
 13. The integrated circuit of claim 10, wherein the different circuits of respective second cells comprise a different number of active areas in respective second cells compared to respective first cells.
 14. The integrated circuit of claim 10, further comprising at least one active gate electrode extending over at least one active area of a first cell and one active area of a second cell.
 15. The integrated circuit of claim 10, further comprising a dummy gate electrode extending along a border of the first cell and extending along a border of the second cell.
 16. The integrated circuit of claim 10, wherein the first active area, the second active area, the third active area, and the fourth active area each comprises a fin structure.
 17. An integrated circuit, comprising: two first cells, each first cell having active areas extending in a first longitudinal direction; a second cell between the first two cells, wherein said second cell has a different pattern of active areas relative said first cell; said first cell having at least one first active area and at least one second active area, the at least one first active area and the at least one second active area being staggered relative to one another; and said second cell having at least one third active area and at least one fourth active area, the at least one third active area and the at least one fourth active area being staggered relative to one another.
 18. The integrated circuit of claim 17, wherein the at least one first active area and the at least one third active area are not staggered relative to one another and the at least one second active area and the at least one fourth active area are not staggered relative to one another.
 19. The integrated circuit of claim 17, wherein the at least one first active area includes a plurality of fin structures running parallel to one another.
 20. The integrated circuit of claim 17, wherein all active areas in the two first cells and the second cell are of a first conductivity type, and further including: two third cells having a same pattern of active areas as the two first cells; a fourth cell having a same pattern of active areas as the second cell; and wherein all active areas in the two third cells and the fourth cell are of a second conductivity type opposite to the first conductivity type. 